Block Diagram K32L3 Kinetis Chip

PORTE GPIOE
x

Test in progress

x

GPIOE base address: 4100_F000h

PORTE base address: 4103_7000h

FGPIOE base address: F800_0000h accessible only on the M0+ cortex

Example initialisation with SDK : Board\pinmux.h

 /*! @name PORTE0 (coord R14), G2[5]/RED_LED_STS
  @{ */

/* Symbols to be used with GPIO driver */
#define BOARD_INITPINS_CM0_RED_LED_FGPIO FGPIOE             /*!<@brief FGPIO peripheral base pointer */
#define BOARD_INITPINS_CM4_RED_LED_GPIO GPIOE               /*!<@brief GPIO peripheral base pointer */
#define BOARD_INITPINS_CM4_RED_LED_GPIO_PIN_MASK (1U << 0U) /*!<@brief GPIO pin mask */

/* Symbols to be used with PORT driver */
#define BOARD_INITPINS_CM4_RED_LED_PORT PORTE               /*!<@brief PORT peripheral base pointer */
#define BOARD_INITPINS_CM4_RED_LED_PIN 0U                   /*!<@brief PORT pin number */
#define BOARD_INITPINS_CM4_RED_LED_PIN_MASK (1U << 0U)      /*!<@brief PORT pin mask */
                                                            /* @} */

/*! @name PORTE8 (coord P16), BUTTON_LLWUP23
  @{ */

/* Symbols to be used with GPIO driver */
#define BOARD_INITPINS_CM0_SW3_FGPIO FGPIOE             /*!<@brief FGPIO peripheral base pointer */
#define BOARD_INITPINS_CM4_SW3_GPIO GPIOE               /*!<@brief GPIO peripheral base pointer */
#define BOARD_INITPINS_CM4_SW3_GPIO_PIN_MASK (1U << 8U) /*!<@brief GPIO pin mask */

/* Symbols to be used with PORT driver */
#define BOARD_INITPINS_CM4_SW3_PORT PORTE               /*!<@brief PORT peripheral base pointer */
#define BOARD_INITPINS_CM4_SW3_PIN 8U                   /*!<@brief PORT pin number */
#define BOARD_INITPINS_CM4_SW3_PIN_MASK (1U << 8U)      /*!<@brief PORT pin mask */
                                                        /* @} */

/*! @name PORTE9 (coord N16), BUTTON_LLWUP24
  @{ */

/* Symbols to be used with GPIO driver */
#define BOARD_INITPINS_CM0_SW4_FGPIO FGPIOE             /*!<@brief FGPIO peripheral base pointer */
#define BOARD_INITPINS_CM4_SW4_GPIO GPIOE               /*!<@brief GPIO peripheral base pointer */
#define BOARD_INITPINS_CM4_SW4_GPIO_PIN_MASK (1U << 9U) /*!<@brief GPIO pin mask */

/* Symbols to be used with PORT driver */
#define BOARD_INITPINS_CM4_SW4_PORT PORTE               /*!<@brief PORT peripheral base pointer */
#define BOARD_INITPINS_CM4_SW4_PIN 9U                   /*!<@brief PORT pin number */
#define BOARD_INITPINS_CM4_SW4_PIN_MASK (1U << 9U)      /*!<@brief PORT pin mask */
                                                        /* @} */

/*! @name PORTE12 (coord L12), BUTTON_LLWUP26
  @{ */

/* Symbols to be used with GPIO driver */
#define BOARD_INITPINS_CM0_SW5_FGPIO FGPIOE              /*!<@brief FGPIO peripheral base pointer */
#define BOARD_INITPINS_CM4_SW5_GPIO GPIOE                /*!<@brief GPIO peripheral base pointer */
#define BOARD_INITPINS_CM4_SW5_GPIO_PIN_MASK (1U << 12U) /*!<@brief GPIO pin mask */

/* Symbols to be used with PORT driver */
#define BOARD_INITPINS_CM4_SW5_PORT PORTE                /*!<@brief PORT peripheral base pointer */
#define BOARD_INITPINS_CM4_SW5_PIN 12U                   /*!<@brief PORT pin number */
#define BOARD_INITPINS_CM4_SW5_PIN_MASK (1U << 12U)      /*!<@brief PORT pin mask */
                                                         /* @} */

Example initialisation with SDK : Board\pinmux.c

	    /* Clock Gate Control: Clock enabled. The current clock selection and divider options are locked. */
	    CLOCK_EnableClock(kCLOCK_PortE);
	    CLOCK_EnableClock(kCLOCK_Rgpio1);
        
         /* PORTE0 (pin R14) is configured as PTE0 */
	    PORT_SetPinMux(BOARD_INITPINS_CM4_RED_LED_PORT, BOARD_INITPINS_CM4_RED_LED_PIN, kPORT_MuxAsGpio);

	    /* PORTE12 (pin L12) is configured as PTE12 */
	    PORT_SetPinMux(BOARD_INITPINS_CM4_SW5_PORT, BOARD_INITPINS_CM4_SW5_PIN, kPORT_MuxAsGpio);

	    /* PORTE8 (pin P16) is configured as PTE8 */
	    PORT_SetPinMux(BOARD_INITPINS_CM4_SW3_PORT, BOARD_INITPINS_CM4_SW3_PIN, kPORT_MuxAsGpio);

	    /* PORTE9 (pin N16) is configured as PTE9 */
	    PORT_SetPinMux(BOARD_INITPINS_CM4_SW4_PORT, BOARD_INITPINS_CM4_SW4_PIN, kPORT_MuxAsGpio);